	Application No.	Applicant(s)
Notice of Allowability	09/838,057	ARMSTRONG ET AL.
	Examiner	Art Unit
	VAN H NGUYEN	2126
The MAILING DATE of this communication app All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85 NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT I of the Office or upon petition by the applicant. See 37 CFR 1.31	S (OR REMAINS) CLOSED in b) or other appropriate commining RIGHTS. This application is the second of the second	n this application. If not included unication will be mailed in due course. THIS
1. \square This communication is responsive to <u>Applicant's amendm</u>	ents and supporting argume	nts filed 10/28/04
2. The allowed claim(s) is/are <u>1-16</u> .		
3. \square The drawings filed on $\underline{\it 07\ November\ 2001}$ are accepted b	y the Examiner.	
 4. Acknowledgment is made of a claim for foreign priority of a) All b) Some* c) None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 3. Copies of the certified copies of the priority documents have a longer of the certified copies of the priority documents have a longer of the certified copies of the priority documents have a longer of the certified copies of the priority documents have a longer of the priority documents have a longer of the certified copies of the priority documents have a longer of the longer of the priority documents have a longer of the lo	ve been received. ve been received in Application	on No
Applicant has THREE MONTHS FROM THE "MAILING DATE noted below. Failure to timely comply will result in ABANDON THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	" of this communication to file MENT of this application.	a reply complying with the requirements
5. A SUBSTITUTE OATH OR DECLARATION must be subr INFORMAL PATENT APPLICATION (PTO-152) which give	mitted. Note the attached EXA ves reason(s) why the oath o	AMINER'S AMENDMENT or NOTICE OF reclaration is deficient.
6. CORRECTED DRAWINGS (as "replacement sheets") mu (a) including changes required by the Notice of Draftsper 1) hereto or 2) to Paper No./Mail Date (b) including changes required by the attached Examiner Paper No./Mail Date	rson's Patent Drawing Reviev _·	
Identifying indicia such as the application number (see 37 CFR each sheet. Replacement sheet(s) should be labeled as such in	1.84(c)) should be written on the header according to 37 CF	he drawings in the front (not the back) of R 1.121(d).
 DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT 	OSIT OF BIOLOGICAL MATE FOR THE DEPOSIT OF BIO	ERIAL must be submitted. Note the DLOGICAL MATERIAL.
Attachment(s)		
 Notice of References Cited (PTO-892) Notice of Draftperson's Patent Drawing Review (PTO-948) 		formal Patent Application (PTO-152)
3. ☐ Information Disclosure Statements (PTO-1449 or PTO/SB/	Paper No./	
Paper No./Mail Date 12/3/04		Amendment/Comment
Examiner's Comment Regarding Requirement for Deposit of Biological Material	9. Other	Statement of Reasons for Allowance TIVOMAS LEE ERVISURY PATENT EXAMINER ECHNOLOGY CENTER 2100
U.S. Patent and Trademark Office PTOL-37 (Rev. 1-04) N	Notice of Allowability Part of Paper No./Mail Date 20050314	

Application/Control Number: 09/838,057 Page 2

Art Unit: 2126

Examiner's Amendment

I. An examiner's amendment to the record appears below. Should the changes and/or

additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR

1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the

payment of the issue fee.

II. Authorization for this examiner's amendment was given in a telephone interview with

Roy W. Truelson (Reg. No. 34, 265) on March 10, 2005.

In the claims:

Claims 1 and 11 have been amended as follows:

1. A method for allocating processor resources in a computer system having a

plurality of central processors, comprising the steps of:

defining a plurality of logical partitions of said computer system, wherein each task

executing in said computer system is assigned to a respective one of said logical

partitions;

defining a plurality of sets of processors;

assigning each central processor of said computer system to a respective set of said

plurality of processor sets;

assigning each logical partition of said plurality of logical partitions to a respective set of said plurality of processor sets, wherein a first processor set of said plurality of processor sets has a plurality of logical partitions assigned to it;

assigning a respective processing capacity value to each of said plurality of logical partitions assigned to said first processor set, said processing capacity values representing processing capacity in units equivalent to a fixed number of physical central processors; constraining tasks executing in a- each logical partition to execute only in central

assigned; and

constraining tasks executing in said each logical partition assigned to said first processor set to execute for a combined length of time equivalent to the processing capacity value assigned to the respective logical partition.

processors assigned to the processor set to which the respective logical partition is

11. A computer program product for allocating processor resources in a computer system having a plurality of central processors, said computer program product comprising a plurality of computer executable instructions recorded on signal-bearing media, wherein said instructions, when executed by a computer, cause the computer to perform the steps of:

receiving a definition of a plurality of logical partitions of said computer system, wherein each task executing in said computer system is assigned to a respective one of said logical partitions;

receiving a definition of a plurality of sets of processors, wherein each central processor of said computer system is assigned to a respective one of said plurality of sets of processors, and wherein each logical partition of said plurality of logical partitions is assigned to a respective one of said plurality of sets of processors, wherein a first processor set of said plurality of processor sets has a plurality of logical partitions assigned to it;

receiving a definition of processing capacity values, wherein a respective processing capacity value is assigned to each of said plurality of logical partitions assigned to said first processor set, said processing capacity values representing processing capacity in units equivalent to a fixed number of physical central processors;

constraining tasks executing in a each logical partition to execute only in central processors assigned to the processor set to which the respective logical partition is assigned; and

constraining tasks executing in said each logical partition assigned to said first processor set to utilize execute for a combined length of time equivalent to the processing capacity value assigned to the respective logical partition.

III. Any inquiry concerning this communication or earlier communications from the examiner should be directed to VAN H. NGUYEN whose telephone number is (571) 272-3765. The examiner can normally be reached on Monday-Thursday from 8:30AM - 6:00PM. The examiner can also be reached on alternative Friday.

Art Unit: 2126

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai An can be reached on (571) 272-3756.

The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Any response to this action should be mailed to:

Commissioner for patents P O Box 1450 Alexandria, VA 22313-1450

VHN

SUPERVISURY PATENT EXAMINER **TECHNOLOGY CENTER 2100**